Skip to content

Pull requests: EPFL-LAP/dynamatic

New pull request New
49 Open 641 Closed
49 Open 641 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[Handshake] Increase LSQ load/store queue to hold largest group
#1004 opened Jul 7, 2026 by MaxWipfli Collaborator • Draft
1
1
[vhdl] Handle garbage truncf input data
#1002 opened Jul 6, 2026 by zero9178 Collaborator Loading…
1
[LSQ] Document changes to the LSQ
#1001 opened Jul 6, 2026 by MaxWipfli Collaborator Loading…
[vhdl] Fix incorrect latency of 64-bit cmpf
#1000 opened Jul 4, 2026 by zero9178 Collaborator Loading…
4
[hls-fuzzer] Add num-programs CLI option
#997 opened Jul 3, 2026 by zero9178 Collaborator Loading…
[hls-fuzzer] Implement statistics for II
#991 opened Jun 30, 2026 by zero9178 Collaborator Loading…
[hls-fuzzer] Do not allow writing to structured iter variables
#990 opened Jun 30, 2026 by zero9178 Collaborator Loading…
Add VHDL generation support for handshake.init
#989 opened Jun 29, 2026 by QinYuan2000 Collaborator Loading…
[HandshakeToHW] Add instrumentation for measuring II
#988 opened Jun 28, 2026 by zero9178 Collaborator Loading…
12
[Docs] Document the Fast Token Delivery implementation
#987 opened Jun 28, 2026 by QinYuan2000 Collaborator Loading…
[Buffers] fix non-CFDFC paths having non-zero occupancy
#979 opened Jun 15, 2026 by ziadomalik Collaborator Loading…
4
[FTD] Implement robust Fast Token Delivery
#966 opened Jun 8, 2026 by QinYuan2000 Collaborator Loading…
2
[Buffering] Adapt CFDFC extraction for FTD circuits
#963 opened Jun 3, 2026 by AyaElAkhras Member • Draft
Improve bitwidth optimization for FTD circuits
#959 opened Jun 3, 2026 by AyaElAkhras Member • Draft
1
[prediction] predicted constant duplication
#956 opened Jun 2, 2026 by emorbach Collaborator Loading…
105
[CI] Refactor CI workflows slightly for quicker response
#917 opened May 17, 2026 by murphe67 Collaborator Loading…
10
[LSQ] generation of both verilog and VHDL
#914 opened May 15, 2026 by JasmijnB Collaborator • Draft
12
[Backend][BLIF] Automatic generation of blif files
#872 opened Apr 24, 2026 by Carmine50 Collaborator Loading…
14
Review: Speculation automated buffering
#793 opened Mar 16, 2026 by murphe67 Collaborator • Draft
[FTD] New INIT Implementation
#786 opened Mar 13, 2026 by zeinabPourgheisari Collaborator Loading…
[evaluation] Add performance/resource usage evaluation script
#779 opened Mar 10, 2026 by MaxWipfli Collaborator • Draft
[CfToHandshake] Do not replace the same value twice
#754 opened Feb 28, 2026 by Jiahui17 Member Loading…
1
[Power] Refine power estimation flow and add power evaluation flow
#718 opened Jan 27, 2026 by qianxu1998 Collaborator Loading…
7
[Formal][Property Annotation] Annotate path--single-sent-fork-output
#713 opened Jan 21, 2026 by Basmet0 Collaborator • Draft
4
[CI] Add FTD to CI pipeline
#658 opened Nov 27, 2025 by Jiahui17 Member Loading…
5
ProTip! Type g i on any issue or pull request to go back to the issue listing page.