Skip to content

Actions: efedemi/riscv-npu-soc

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
1 workflow run
1 workflow run

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
feat: RISC-V SoC with a memory-mapped systolic-array NPU accelerator sim #1: Commit d27f847 pushed by efedemi
23s main
main
23s