Skip to content
#

intel-8088

Here are 3 public repositories matching this topic...

Language: All
Filter by language

SystemVerilog model of the Intel 8088 microprocessor bus interfacing to memory and I/O — Moore and Mealy FSM memory/IO modules, SystemVerilog interfaces with modports, a bus-functional model driving encrypted 8088 IP, and a self-checking testbench. Intro to SystemVerilog course project.

  • Updated May 26, 2026
  • SystemVerilog

Improve this page

Add a description, image, and links to the intel-8088 topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the intel-8088 topic, visit your repo's landing page and select "manage topics."

Learn more