Skip to content

Actions: kadirufukkandira/fpga-verification-demo

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
49 workflow runs
49 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Fix: README.md syntax errors FPGA Timer Verification CI #49: Commit 1996838 pushed by kadirufukkandira
41s main
main
41s
Fix: README.md Prerequisites & Installation FPGA Timer Verification CI #48: Commit 7f31a3f pushed by kadirufukkandira
49s main
main
49s
Fix: README.md python run script FPGA Timer Verification CI #47: Commit a9b66da pushed by kadirufukkandira
43s main
main
43s
Fix: AI_USAGE.md contents FPGA Timer Verification CI #46: Commit acc597a pushed by kadirufukkandira
53s main
main
53s
Add: README.md contents for testbench directory FPGA Timer Verification CI #45: Commit bd3750b pushed by kadirufukkandira
47s main
main
47s
Add: AI_USAGE.md contents FPGA Timer Verification CI #44: Commit 34376db pushed by kadirufukkandira
42s main
main
42s
Fix: README.md contents FPGA Timer Verification CI #43: Commit 43bce8a pushed by kadirufukkandira
43s main
main
43s
Fix: README.md contents FPGA Timer Verification CI #42: Commit 074aac6 pushed by kadirufukkandira
43s main
main
43s
Fix: README.md markdown issue FPGA Timer Verification CI #41: Commit cc9f44c pushed by kadirufukkandira
50s main
main
50s
Fix: README.md content FPGA Timer Verification CI #40: Commit 37b0e4c pushed by kadirufukkandira
45s main
main
45s
Add: README.md content FPGA Timer Verification CI #39: Commit 6177d36 pushed by kadirufukkandira
43s main
main
43s
Optimize CI pipeline: Clean comments, combined reporting FPGA Timer Verification CI #38: Commit 5f4ba7a pushed by kadirufukkandira
48s main
main
48s
Optimize CI pipeline: Clean comments, combined reporting FPGA Timer Verification CI #37: Commit 5f4ba7a pushed by kadirufukkandira
54s task4-formal
task4-formal
54s
Optimize CI pipeline: Clean comments, combined reporting FPGA Timer Verification CI #36: Commit 62c00d0 pushed by kadirufukkandira
45s task4-formal
task4-formal
45s
Optimize CI pipeline: Clean comments, combined reporting FPGA Timer Verification CI #35: Commit 1c40ced pushed by kadirufukkandira
48s task4-formal
task4-formal
48s
Optimize CI pipeline: Clean comments, combined reporting FPGA Timer Verification CI #34: Commit f524c08 pushed by kadirufukkandira
43s task4-formal
task4-formal
43s
Add SBY results to the main test report table FPGA Timer Verification CI #33: Commit 0b35b17 pushed by kadirufukkandira
43s task4-formal
task4-formal
43s
Fix badge links: Point to specific report and log pages FPGA Timer Verification CI #32: Commit 74616ba pushed by kadirufukkandira
44s task4-formal
task4-formal
44s
Add detailed test reporting and formal verification summary FPGA Timer Verification CI #31: Commit 189a1a5 pushed by kadirufukkandira
45s task4-formal
task4-formal
45s
Add test reporting and formal verification summary FPGA Timer Verification CI #30: Commit 8ea1467 pushed by kadirufukkandira
44s task4-formal
task4-formal
44s
Final Proof: Set robust params (1000Hz, 10ms, Depth 200) FPGA Timer Verification CI #29: Commit f71ced3 pushed by kadirufukkandira
47s task4-formal
task4-formal
47s
Test higher depths in SBY FPGA Timer Verification CI #28: Commit 5aa7cb0 pushed by kadirufukkandira
1h 9m 42s task4-formal
task4-formal
1h 9m 42s
Test diffrent VHDL generic parameters FPGA Timer Verification CI #27: Commit d1ae043 pushed by kadirufukkandira
38s task4-formal
task4-formal
38s
Test diffrent VHDL generic parameters FPGA Timer Verification CI #26: Commit 7b091fb pushed by kadirufukkandira
48s task4-formal
task4-formal
48s
Simplify SBY: Remove cli overrides FPGA Timer Verification CI #25: Commit e67c15e pushed by kadirufukkandira
43s task4-formal
task4-formal
43s