PhD Student at the University of Cambridge (currently interning at Mosaic SoC)
-
Mosaic SoC
- Zurich, Switzerland
- @12hBEA
Highlights
- Pro
Popular repositories Loading
-
-
FABulous
FABulous PublicForked from FPGA-Research/FABulous
FABulous fork for testing separate from the main repo
Python
-
-
vtr-verilog-to-routing
vtr-verilog-to-routing PublicForked from verilog-to-routing/vtr-verilog-to-routing
Verilog to Routing -- Open Source CAD Flow for FPGA Research
C++
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.




