4-bit ALU RTL to Gate-Level Synthesis using Yosys + ABC on EDA Playground
mapping system-verilog yosys digital-design vlsi-design open-source-eda rtl-synthesis abc-tech eda-playground 4bit-alu
-
Updated
Jun 5, 2026 - SystemVerilog